3.3-V 20-bit Flip Flops with 3-state Outputs

# **HITACHI**

ADE-205-184B (Z) 3rd. Edition December 1999

#### **Description**

The HD74ALVCH162721's twenty flip flops are edge triggered D-type flip flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs, provided that the clock enable ( $\overline{\text{CLKEN}}$ ) input is low. If  $\overline{\text{CLKEN}}$  is high, no data is stored. A buffered output enable ( $\overline{\text{OE}}$ ) input can be used to place the twenty outputs in either a normal logic state (high or low level) or a high impedance state. In the high impedance state, the outputs neither load nor drive the bus lines significantly. The high impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. The output enable ( $\overline{\text{OE}}$ ) input does not affect the internal operation of the flip flops. Old data can be retained or new data can be entered while the outputs are in the high impedance state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs, which are designed to sink up to 12 mA, include 26  $\Omega$  resistors to reduce overshoot and undershoot.

#### Features

- $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$
- Typical  $V_{OL}$  ground bounce < 0.8 V (@ $V_{CC}$  = 3.3 V, Ta = 25°C)
- Typical  $V_{OH}$  undershoot > 2.0 V (@ $V_{CC}$  = 3.3 V, Ta = 25°C)
- High output current  $\pm 12 \text{ mA}$  (@V<sub>CC</sub> = 3.0 V)
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
- All outputs have equivalent 26  $\Omega$  series resistors, so no external resistors are required.



#### **Function Table**

Inputs			Output Q	
ŌĒ	CLKEN	CLK	D	_
L	Н	Х	Х	Q <sub>0</sub> *1
L	L	$\uparrow$	Н	Н
L	L	$\uparrow$	L	L
L	L	L or H	Х	Q <sub>0</sub> *1
Н	Χ	Χ	Χ	Z

H : High level

L : Low level


X : Immaterial

Z : High impedance

↑: Low to high transition

Note: 1. Output level before the indicated steady state input conditions were established.

#### Pin Arrangement



#### **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>cc</sub>	-0.5 to 4.6	V	_
Input voltage *1	V <sub>i</sub>	-0.5 to 4.6	V	
Output voltage *1, 2	V <sub>o</sub>	–0.5 to $V_{\rm CC}$ +0.5	V	
Input clamp current	I <sub>IK</sub>	<b>–</b> 50	mA	V <sub>1</sub> < 0
Output clamp current	I <sub>ok</sub>	±50	mA	$V_{o} < 0 \text{ or } V_{o} > V_{cc}$
Continuous output current	Io	±50	mA	$V_{o} = 0$ to $V_{cc}$
V <sub>cc</sub> , GND current / pin	$I_{CC}$ or $I_{GND}$	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) *3	$P_{T}$	1	W	TSSOP
Storage temperature	Tstg	-65 to 150	°C	

#### Notes:

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


- 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

#### **Recommended Operating Conditions**

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V <sub>cc</sub>	2.3	3.6	V	
Input voltage	V <sub>I</sub>	0	V <sub>cc</sub>	V	
Output voltage	V <sub>o</sub>	0	V <sub>cc</sub>	V	
High level output current	I <sub>OH</sub>	_	-6	mA	$V_{CC} = 2.3 \text{ V}$
		_	-8		V <sub>CC</sub> = 2.7 V
		_	-12		V <sub>CC</sub> = 3.0 V
Low level output current	I <sub>OL</sub>	_	6	mA	V <sub>CC</sub> = 2.3 V
		_	8		V <sub>CC</sub> = 2.7 V
		_	12	<del></del>	V <sub>CC</sub> = 3.0 V
Input transition rise or fall rate	Δt / Δν	0	10	ns / V	
Operating temperature	Та	-40	85	°C	

Note: Unused control inputs must be held high or low to prevent them from floating.

## Logic Diagram



## **Electrical Characteristics** ( $Ta = -40 \text{ to } 85^{\circ}\text{C}$ )


Item	Symbol	V <sub>cc</sub> (V) *1	Min	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	2.3 to 2.7	1.7	_	V	
		2.7 to 3.6	2.0	_	_	
	V <sub>IL</sub>	2.3 to 2.7	_	0.7	_	
		2.7 to 3.6	_	0.8	_	
Output voltage	V <sub>OH</sub>	Min to Max	V <sub>cc</sub> -0.2	_	V	$I_{OH} = -100 \mu A$
		2.3	1.9	_		$I_{OH} = -4 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.3	1.7	_	_	$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		3.0	2.4	_		$I_{OH} = -6 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		2.7	2.0	_	_	$I_{OH} = -8 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_	_	$I_{OH} = -12 \text{ mA}, V_{IH} = 2.0 \text{ V}$
	$V_{OL}$	Min to Max	<del>-</del>	0.2	_	$I_{OL} = 100 \mu A$
		2.3	_	0.4	_	$I_{OL} = 4 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.3	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		3.0	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		2.7	_	0.6	_	$I_{OL} = 8 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		3.0	_	0.8	_	$I_{OL} = 12 \text{ mA}, V_{IL} = 0.8 \text{ V}$
Input current	I <sub>IN</sub>	3.6	_	±5	μΑ	$V_{IN} = V_{CC}$ or GND
	I <sub>IN (hold)</sub>	2.3	45	_	_	V <sub>IN</sub> = 0.7 V
		2.3	-45	_	_	V <sub>IN</sub> = 1.7 V
		3.0	75	_	_	V <sub>IN</sub> = 0.8 V
		3.0	<b>-75</b>	_	_	V <sub>IN</sub> = 2.0 V
		3.6	_	±500	_	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$
Off state output current	² I <sub>oz</sub>	3.6	_	±10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub> or GND
Quiescent supply curren	t I <sub>cc</sub>	3.6	_	40	μΑ	$V_{IN} = V_{CC}$ or GND
	$\Delta I_{CC}$	3.0 to 3.6	_	750	μΑ	$V_{IN}$ = one input at ( $V_{CC}$ -0.6) V, other inputs at $V_{CC}$ or GND


Notes: 1. For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.


2. For I/O ports, the parameter  $\rm I_{\rm OZ}$  includes the input leakage current.

## **Switching Characteristics** (Ta = -40 to $85^{\circ}$ C)

Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	f <sub>max</sub>	2.5±0.2	150	_	_	MHz		
		2.7	150	_	_			
		3.3±0.3	150	_	_			
Propagation delay time	t <sub>PLH</sub>	2.5±0.2	1.0	_	6.7	ns	CLK	Q
	$t_{\text{PHL}}$	2.7	1.0	_	6.2			
		3.3±0.3	1.0	_	5.3			
Output enable time	t <sub>zH</sub>	2.5±0.2	1.0	_	7.2	ns	ŌĒ	Q
	$t_{zL}$	2.7	1.0	_	7.0			
		3.3±0.3	1.0	_	5.8			
Output disable time	t <sub>HZ</sub>	2.5±0.2	1.0	_	6.3	ns	ŌĒ	Q
	$t_{LZ}$	2.7	1.0	_	5.4			
		3.3±0.3	1.0	_	5.0			
Setup time	t <sub>su</sub>	2.5±0.2	4.0	_	_	ns	ns Data before CLK1	
		2.7	3.6	_	_			
		3.3±0.3	3.1	_	_	_		
		2.5±0.2	3.4	_	_		CLKEN b	efore CLK↑
		2.7	3.1	_	_			
		3.3±0.3	2.7	_	_	_		
Hold time	t <sub>h</sub>	2.5±0.2	0	_	_	ns	Data afte	r CLK↑
		2.7	0	_	_	_		
		3.3±0.3	0	_	_			
		2.5±0.2	0	_	_		CLKEN a	fter CLK↑
		2.7	0	_	_	_		
		3.3±0.3	0	_	_			
Pulse width	t <sub>w</sub>	2.5±0.2	3.3	_	_	ns		
		2.7	3.3	_	_			
		3.3±0.3	3.3	_	_			
Input capacitance	C <sub>IN</sub>	3.3	_	3.5	_	pF		
Output capacitance	Co	3.3	_	7.0	_	pF		








TEST	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V		
$V_{IH}$	2.3 V	2.7 V		
$V_{ref}$	1.2 V	1.5 V		
V <sub>OH1</sub>	2.3 V	3.0 V		
V <sub>OL1</sub>	GND	GND		

Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Zo = 50  $\Omega$ , tr  $\leq$  2.5 ns, tf  $\leq$  2.5 ns.

- 2. Waveform A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output are measured one at a time with one transition per measurement.

## **Package Dimensions**

Unit: mm



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# IITACH

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

**URL** NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.ip/Sicd/index.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive. San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223

Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd.

Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.